Ultra Low Power Voice and Audio DSP Subsystem

The CS48L10 ultra low power voice and audio DSP chip has been designed to bring best-in-class audio processing capability to mobile/portable applications, while having minimum impact on overall system power consumption. The CS48L10 provides designers with the opportunity to enhance, improve, and differentiate their products, while simultaneously reducing the audio-processing burden from the main system processor. Support for home audio applications is through a third party. Please contact your local sales representative for information.

CIRRUS ROCKS® CIRRUS® ENGINEERED TO ROCK® INNOVATION THAT ROCKS®

Technology

Audio DSPs

Features

  • Up to 120-MHz single-core Cirrus Logic 32-bit DSP
    • Advanced Harvard architecture with separate X, Y, and P memory space
    • Fixed-point DSP core can perform 2 multiply-andaccumulate (MAC) operations (32 x 32) per clock cycle
    • Eight 72-bit accumulators
    • 20 K words of 32-bit X-data RAM
    • 24 K words of 32-bit Y-data RAM
    • 20 K words of 32-bit P-code RAM
    • 40 K x 32 total ROM
  • Ultralow power consumption: 0.1 mW/MHz (typical code, core supply only)
  • On-chip 8-channel DMA
  • Configurable serial audio inputs/outputs
    • Main or secondary mode for digital audio inputs (DAI) (up to 6-ch I²S or 8-ch TDM)
    • Main or secondary mode for digital audio output (DAO) (up to 6-ch I²S or 8-ch TDM)
    • Supports Fs sample rates of 8, 12, 16, 24, 32, 44.1, 48, 96, and 192 KHz
  • I²C™ or SPI™ serial interface port
    • Main or secondary operation
  • Integrated clock manager/PLL
    • Flexibility to operate from internal PLL or external oscillator
  • Internal programmable interrupt controller (PIC)
  • Timers and watchdog
  • Configurable GPIOS
  • 1.0–1.2 V for core and memory; 1.8–3.3 V for I/O
  • Integrated, high-efficiency power management reduces power consumption
    • X, Y and P memory partitioned into 4K blocks (8K blocks for P ROM)
    • Each memory block has independent power down control
    • DSP core clock scaling and voltage scaling
    • Low power modes for DSP core

Parametric Specifications

Not Recommended for New Designs

Design Resources

WAN-0118 Guidelines

Sep 1, 2014, WAN_0118 rev 2.5 : 740 kb

More

Comprehensive Solutions